

VERSUCH5a. PDS. txt

; PALASM Design Description

;----- Declaration Segment -----

TITLE 5. Versuch Teil a

PATTERN

REVISION

AUTHOR ???

COMPANY RWT

DATE 06/24/02

CHIP _versuch5 PALCE16V8

;----- PIN Declarations -----

PIN 2	DA;	
PIN 3	DB;	
PIN 4	DC;	
PIN 5	DD;	
PIN 10	GND;	
PIN 12	A	COMBINATORIAL ;
PIN 13	B	COMBINATORIAL ;
PIN 14	C	COMBINATORIAL ;
PIN 15	D	COMBINATORIAL ;
PIN 16	E	COMBINATORIAL ;
PIN 17	F	COMBINATORIAL ;
PIN 18	G	COMBINATORIAL ;
PIN 20	VCC;	

;----- Boolean Equation Segment -----

EQUATIONS

$$\begin{aligned}
 A &= (\text{DA} * /DB * /DC * /DD) + (/DA * /DB * DC * /DD); \\
 B &= (\text{DA} * /DB * DC * /DD) + (/DA * DB * DC * /DD); \\
 C &= (/DA * DB * /DC * /DD); \\
 D &= (\text{DA} * /DB * /DC * /DD) + (/DA * /DB * DC * /DD) + (\text{DA} * DB * DC * /DD); \\
 E &= (\text{DA} * /DB * /DC * /DD) + (\text{DA} * DB * /DC * /DD) + (/DA * /DB * DC * /DD) + \\
 &\quad (\text{DA} * /DB * DC * /DD) + (\text{DA} * DB * DC * /DD) + (\text{DA} * /DB * /DC * DD); \\
 F &= (\text{DA} * /DB * /DC * /DD) + (/DA * DB * /DC * /DD) + (\text{DA} * DB * /DC * /DD) + \\
 &\quad (\text{DA} * DB * DC * /DD); \\
 G &= (/DA * /DB * /DC * /DD) + (\text{DA} * /DB * /DC * /DD) + (\text{DA} * DB * DC * /DD);
 \end{aligned}$$

;----- Simulation Segment -----

SIMULATION

```

SETF /DA /DB /DC /DD
CHECK /A /B /C /D /E /F G
SETF DA /DB /DC /DD
CHECK A /B /C D E F G
SETF /DA DB /DC /DD
CHECK /A /B C /D /E F /G
SETF DA DB /DC /DD
CHECK /A /B /C /D E F /G
SETF /DA /DB DC /DD
CHECK /A /B /C /D E /F /G
SETF DA /DB DC /DD
CHECK /A B /C /D E /F /G
SETF /DA DB DC /DD
CHECK /A B /C /D /E /F /G
SETF DA DB DC /DD
CHECK /A /B /C D E F G
SETF /DA /DB /DC DD
CHECK /A /B /C /D /E /F /G
SETF DA /DB /DC DD
CHECK /A /B /C /D E /F /G

```

;-----

VERSUCH5b. PDS. txt

; PALASM Design Description

;----- Declaration Segment -----

TI TLE Veruch5 - Teil b
 PATTERN
 REVISI ON
 AUTHOR ???
 COMPANY RWT H
 DATE 06/24/02

CHIP _teilb PALCE16V8

;----- PIN Declarations -----

PIN 1	clk	;
PIN 2	DA	;
PIN 3	DB	;
PIN 4	DC	;
PIN 5	DD	;
PIN 6	ENP	;
PIN 8	LOAD	;
PIN 10	GND	;
PIN 11	OE	;
PIN 12	QA	REGISTERED ;
PIN 13	QB	REGISTERED ;
PIN 14	QC	REGISTERED ;
PIN 15	QD	REGISTERED ;
PIN 16	RCO	COMBINATORIAL ;
PIN 20	Vcc	;

;----- Boolean Equation Segment -----

EQUATIONS

$$RCO = (ENP * QA * /QB * /QC * QD * LOAD) ;$$

$$QA = (ENP * /QA * LOAD) + (/ENP * QA * LOAD) ;$$

$$\begin{aligned} QB &= (ENP * QA * /QB * /QC * /QD * LOAD) + (ENP * /QA * QB * /QC * /QD * LOAD) \\ &+ (ENP * QA * /QB * QC * /QD * LOAD) + (ENP * /QA * QB * QC * /QD * LOAD) \\ &+ (/ENP * /QA * QB * /QC * /QD * LOAD) + (/ENP * QA * QB * /QC * /QD * LOAD) \\ &+ (/ENP * /QA * QB * QC * /QD * LOAD) + (/ENP * QA * QB * QC * /QD * LOAD) ; \end{aligned}$$

$$\begin{aligned} QC &= (ENP * QA * QB * /QC * /QD * LOAD) + (ENP * /QA * /QB * QC * /QD * LOAD) \\ &+ (ENP * QA * /QB * QC * /QD * LOAD) + (ENP * /QA * QB * QC * /QD * LOAD) + \\ &(/ENP * /QA * /QB * QC * /QD * LOAD) + (/ENP * QA * /QB * QC * /QD * LOAD) + \\ &(/ENP * /QA * QB * QC * /QD * LOAD) + (/ENP * QA * QB * QC * /QD * LOAD) ; \end{aligned}$$

$$QD = (ENP * QA * QB * QC * /QD * LOAD) + (ENP * /QA * /QB * /QC * QD * LOAD) + \\ (/ENP * /QA * /QB * /QC * QD * LOAD) + (/ENP * QA * /QB * /QC * QD * LOAD) ;$$

;----- Simulation Segment -----

SIMULATION
 SETF /LOAD /DA /DB /DC /DD /ENP /OE
 clockf clk
 SETF ENP LOAD
 for i:= 1 to 10 do
 begin
 clockf clk
 end

;-----
 •